We report on detailed room-temperature transport properties of a 17 nm thick double-gate silicon-on-insulator (DGSOI) transistor. We find that when the electron gas is transferred between the top and the bottom of the silicon-on-insulator (SOI) layer by changing the gate bias symmetry (i.e., applying the gate biases in a push-pull fashion), while keeping the carrier density constant the maximum mobility occurs when the electron gas symmetrically occupies the whole SOI slab. The observed mobility behavior is the fingerprint of volume inversion/accumulation. This gate bias symmetry dependency of the mobility suggests that DGSOI devices intrinsically can be operated in a velocity modulation transistor (VMT) mode. In the experimental gate bias window, the maximum velocity/mobility modulation is ϳ40%. Due to many advantages and full process compatibility in comparison with the conventional bulk Si-based devices silicon-on-insulator (SOI) technology is considered to be the future course of integrated circuit industry.
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1,2 In this framework, especially thin single-gate (SG) and double-gate (DG) SOI metal-oxide-semiconductor field-effect-transistor (MOSFET) structures are intensively explored at the moment. Both of these devices have many advantages over the standard bulk MOSFETs. However, DGSOI MOSFETs are usually regarded as the most promising solution to the problems faced when the device/gate length is downscaled into sub-50 nm regime (short channel effects). From the viewpoint of the short channel effects, the DGSOI is more effective in electrostatic gate control of the transistor channel charge in comparison to SGSOI. 2 In addition to boosting the gate control, DGSOI also provides other benefits in the form of enhanced electron mobility. [3] [4] [5] This enhancement is obtained in thin DGSOI transistors (SOI thickness Շ25 nm) in the volume inversion/accumulation regime where the electron gas occupies the whole SOI film. According to recent Monte Carlo (MC) simulations, 6 the maximum enhancement occurs when the electron distribution is symmetric in the film.
In this letter, we report on the room-temperature electronic properties of a 17 nm thick DGSOI MOSFET device. The mobility and electron density are mapped in a large DG bias window enabling detailed investigation of the mobility behavior at different gate bias (electron distribution) symmetries. The mobility shows the expected enhancement and our experimental results further show that DGSOI transistors intrinsically have a possibility for velocity modulation transistor (VMT) operation. In this type of transistor, the channel current modulation is based on electron mobility modulation (MM) [or velocity modulation (VM)] at constant electron density, which leads to ultrahigh speed operation that is not limited by the source-drain transit time. 7 Even though the VM operation is not fundamentally determined by the absolute magnitude of the channel mobilities, it has been previously reported only in high mobility heterostructures (see, e.g., Ref. 8) .
The DGSOI MOSFETs were fabricated on commercially available 100 mm unibond (100) SOI wafers. The nominal SOI film thickness was 400 nm and the buried oxide (BOX) was 400 nm thick. The initial donor concentration of the SOI film was ϳ10 21 m −3 . First, we exchanged the n − handle wafer to an n + wafer to enable efficient metallic back gating at all temperatures. This procedure began by a growth of a 80 nm thick dry oxide at 1000°C. Then, the SOI wafer was vacuum bonded to an n + (111) Si wafer with 2 ϫ 10 25 m −3 arsenic concentration. The bonded interface was annealed at 1100°C and the whole handle wafer was etched in 25% tetramethyl ammonium hydroxide. Finally the "old" BOX layer was stripped in a 10% HF and as a result we had a SOI wafer with heavily doped handle, 360 nm thick SOI film, and 80 nm thick BOX (back gate oxide). The actual device fabrication and SOI film thickness mapping measurements were performed following the procedures described in detail in Ref. 9 . Figure 1 shows a transmission electron microscope (TEM) image of a DGSOI test structure that was processed on the same SOI wafer as the transistors used in the experiments. The DGSOI transistors have a maximum 4.2 K (Hall) mobility of 1.9 m 2 /V s, 10 which is a signature of high- APPLIED PHYSICS LETTERS VOLUME 85, NUMBER 22quality Si-SiO 2 interfaces and low interface trap density. The mobile electron density N was measured by the "split" capacitance-voltage (SCV) method 5,11 from a DGSOI MOSFET Hall bar structure (100ϫ 1900 m 2 channel dimensions and a 400 m voltage probe distance) with SOI thickness t SOI = 17.3 nm, gate oxide thickness t OX = 43 nm, and BOX (back gate oxide) thickness t BOX = 80 nm. The mobility was calculated from = G s / Ne, where G s is the sheet conductance obtained from a four-point measurement. We used Agilent 4294A precision impedance analyzer at a frequency of 691 Hz in the SCV measurements. This frequency was low enough to provide results that were independent of the channel charging delays, when all the voltage probes and the source and the drain were connected to the virtual ground of the analyzer.
Figure 2(a) shows constant mobility (black thin curves) and electron density (dashed thick gray curves) contours measured as a function of top gate voltage V TG and back gate voltage V BG at 300 K. The family of curves explicitly shows how the electron mobility behaves as a function of carrier density at different gate bias symmetries. We can see that on any of the constant N contours, the mobility is the higher the closer the gate biases are to the symmetric gate bias line Fig. 2(a) ]. When gate bias asymmetry is increased, the mobility decreases monotonically. This is depicted more clearly in Fig. 2(b) where the relative sheet conductance G s / G s,max , which is equal to the relative mobility / max , is presented along constant electron density contours as a function of top gate voltage change
The difference between symmetric gate bias mobility ͑⌬V TG =0͒ and top interface SG mobility ͑V BG =0͒, which is indicated with circles in Fig. 2 , is in agreement with MC simulations 4 and recent experiments. 5 The symmetric gate bias ⌬V TG = 0 corresponds to the case where the electron gas occupies symmetrically the whole SOI film. When asymmetric bias is applied ͑⌬V TG 0͒, the electron gas is moved from the symmetric position toward the SOI-top gate oxide or SOI-BOX interfaces. The symmetric case is depicted in Fig. 3(a) , which shows selfconsistently calculated electron distribution n͑z͒ at different N. Figure  3 (b) shows the ratio min/ max = n͑t SOI /2͒ / max͓n͑z͔͒ versus N. Because this ratio is clearly above zero, the DGSOI device is truly in the volume accumulation regime (and does not have two decoupled accumulation layers) in the experimental electron density range. The mobility difference between the symmetric and asymmetric gate biases mainly follows from phonon scattering, surface roughness scattering, and conduction effective mass (subband modulation) effects. 4, 6 The first two have minimum and the latter maximum at symmetric bias, i.e., the first two suggest maximum mobility and latter minimum mobility at ⌬V TG = 0. However, the phonon and the surface roughness scattering have the strongest influence on the mobility 6 and this leads to the experimentally observed behavior of Fig. 2 .
The data presented in Fig. 2 clearly show that when gate biases are applied in a push-pull fashion keeping the electron density constant, we can modulate the mobility and therefore the channel current. As the device is in the volume accumulation regime, the push-pull operation polarizes or changes the symmetry of the electron distribution inside the SOI slab without any charging or discharging from the source or the drain electrodes. Constant carrier density with MM (VM) is the definition of the VMT operation. 7 The MM amplitude increases with decreasing the electron density and the maximum mobility modulation in Fig. 2(b) is roughly 40%. When ⌬V TG Ͻ 0͑Ͼ0͒ the MM slope is positive (negative) meaning positive (negative) transconductance. Moreover, the slope is relatively steep at V BG ϳ 0 suggesting high transconductance in the VMT operational mode. In order to get a quantitative estimate of the magnitude of the VMT transconductance, we will compare it with SG transconductance. In the case of a DG device that is operated in a VMT mode, a small signal excitation is divided between the two gates in such a way that the electron density remains constant. Thus, the DG transconductance should be defined as a directional derivative of the channel current in the V TG -V BG plane of Fig. 2(a) . The experimental data presented in this work are in the low-field linear regime and, therefore, we confine ourselves to study transconductance of one square. The current through one square is I s = G s V s (G s sheet conductance, V s voltage over one square) and the DG transconductance of one square g m,s = u · ٌ I s = V s u · ٌ G s , where ٌ is the gradient operator and u is an arbitrary unit vector, which chooses the direction, in the V TG -V BG plane. In the linear regime, the magnitude of V s is irrelevant and it is convenient to study normalized transconductance
Vector u along the direction of constant N contour, i.e., u Ќ ٌ N, corresponds to the velocity modulation transconductance ḡ = ḡ VMT . When u is equal to the unit vectors u TG or u BG of the V TG -V BG plane, Eq.
(1) reduces to the SG case ḡ = ḡ SG = ‫ץ‬G s / ‫ץ‬V TG,BG . Figure 4 shows ḡ VMT ͑u Ќ ٌ N͒ and ḡ SG ͑u = u TG ͒ and their ratio as a function of top gate voltage (and electron density) at 300 K. Back gate is set to 0.56 V because ḡ VMT reaches its maximum at this V BG value (above threshold and close to V BG =0 ḡ SG has a negligible dependency on V BG ). The data are calculated from experimental G s and in order to symmetrize the device, we have used the substitution V BG → t OX / t BOX V BG in Eq.
(1). The SG transconductance shows the typical behavior where it has a maximum close to threshold and monotonically decreases at higher V TG values. Whereas, the behavior of ḡ VMT is the opposite with a monotonic increase as a function V TG . Already at V TG ϳ 1.0 V ͑N ϳ 0.7ϫ 10 16 m −2 ͒, it is more than 10% from ḡ SG and ḡ VMT Ͼ ḡ SG when V TG տ 10.8 V ͑N տ 5.3ϫ 10 16 m −2 ͒. The difference between ḡ VMT and ḡ SG in Fig. 4 obviously follows from the fact that the VMT transconductance is proportional to one term ḡ VMT ϰ Nu · ٌ ͉͑u · ٌ ͉ Ͼ 0,u Ќ ٌ N͒, while ḡ SG ϰ N‫ץ‬ / ‫ץ‬V TG + ‫ץ‬N / ‫ץ‬V TG and at high electron densities these two terms have opposite sign.
The above results show that at some gate voltage bias regions, we are able to obtain comparable or even higher transconductance (and, therefore, higher gain) in the VMT operational mode than in SG mode. Unfortunately, the magnitude of the MM is rather low, which suggests that the demonstrated operation may not be directly suitable for applications. However, it should be noted that the demonstrated VMT operation is purely an intrinsic property of thin DGSOI MOSFETs and the VMT transconductance of Fig. 4 follows mainly from the gate bias symmetry dependency of phonon and surface roughness scattering. Undoubtedly, the VMT effect in a DGSOI device can be improved with a proper design. An especially attractive path in improving the VMT operation would be to intentionally roughen either the BOX-SOI or gate oxide-SOI interface. In this approach, the current modulation is obtained by moving the electron gas between the roughened and smooth interfaces. According to preliminary MC simulations of a 20 nm thick DGSOI VMT structure, the roughening method would lead to maximum/ minimum mobility ratio that exceeds 10 at high carrier densities.
12 This is certainly a value that is more than enough for applications. Realization and characterization of this type of SOI structure will be a task for future experimental investigations.
In summary, we have reported on detailed roomtemperature mobility and electron density measurements of a 17 nm thick DGSOI MOSFET. We demonstrated that when the electron gas is moved between the top and the bottom of the SOI layer by changing the gate bias symmetry (i.e., applying the gate biases in a push-pull fashion) while keeping the carrier density constant, the maximum mobility occurs when the electron gas symmetrically occupies the whole SOI slab. When the electron gas is transferred from the symmetric position toward the SOI-top gate oxide or SOI-BOX interface, the mobility decreases monotonically. This behavior persists throughout the experimental electron density regime ͑ϳ0.5-10ϫ 10 16 m −2 ͒ and it is the fingerprint of volume accumulation. Physically, the phenomenon follows mainly from the gate bias (electron distribution) symmetry dependency of phonon and surface roughness scattering. The gate bias symmetry dependency of the mobility suggests that DGSOI devices intrinsically have a possibility for VMT operation. The VMT transconductance exceeds conventional SG transconductance when electron density is above ϳ5. 
